

What is claimed is:

1. A data sequence conversion circuit which takes as an input any one of a plurality of input data sequences having different data widths, and which
5 converts said input data sequence into an output data sequence having a prescribed data width for output, said circuit comprising:

a first parallel shift register for holding said input data sequence;

10 a switch matrix for taking the data held in said first parallel shift register as input data, and for outputting said input data in a distributed fashion in accordance with a rule selected by a control signal from a plurality of predetermined rules; and

15 a second parallel shift register for taking the data output from said switch matrix as input data, and for outputting said input data as a data sequence having said prescribed data width.

2. A data sequence conversion circuit as claimed
20 in claim 1, wherein when the data widths of said plurality of input data sequences are denoted by W_n ($n = 1, 2, 3, \dots$), respectively, and the data width of said output data sequence by W_o , said first parallel shift register has a data width at least equal to the largest
25 value of W_n ($n = 1, 2, 3, \dots$), and has the number of stages at least equal to the largest value of the quotients Q_{In} ($n = 1, 2, 3, \dots$) each obtained by dividing the least common multiple of W_n ($n = 1, 2, 3, \dots$) and W_o by W_n .

30 3. A data sequence conversion circuit as claimed in claim 1, wherein when the data widths of said plurality of input data sequences are denoted by W_n ($n = 1, 2, 3, \dots$), respectively, and the data width of said output data sequence by W_o , said second parallel shift
35 register has the number of stages at least equal to the largest value of the quotients Q_{On} ($n = 1, 2, 3, \dots$) each obtained by dividing the least common multiple of W_n

($n = 1, 2, 3, \dots$) and W_0 by W_0 .

4. A data sequence conversion circuit as claimed in claim 1, wherein the data widths of said plurality of input data sequences are 5 bits, 4 bits, and 3 bits, respectively, the data width of said output data sequence is 8 bits, said first parallel shift register has a 5-bit data width and eight stages, and said second parallel shift register has five stages.

5. A data sequence conversion circuit as claimed in claim 1, wherein when the data width of said input data sequence is denoted by W_n , and the data width of said output data sequence by W_0 , said switch matrix outputs said input data so that $W_n \times Q_{In}$ units of data input and held in the first stage to the (Q_{In}) th stage in said first parallel shift register as counted from the input side thereof are input to the first stage to the (Q_{On}) th stage in said second parallel shift register as counted from the output side thereof, where Q_{In} is the quotient of the least common multiple of W_n and W_0 divided by W_n , and Q_{On} is the quotient of the least common multiple of W_n and W_0 divided by W_0 .

6. A data sequence conversion circuit as claimed in claim 1, wherein when the data width of said input data sequence is denoted by W_n , and the data width of said output data sequence by W_0 , the shift clock frequency F_i of said first parallel shift register and the shift clock frequency F_o of said second parallel shift register have a relation defined by $F_i/F_o = W_0/W_n$.

7. A data sequence conversion circuit as claimed in claim 1, wherein when the data width of said input data sequence is denoted by W_n , and the data width of said output data sequence by W_0 , each time Q_{In} data sequences are input into said first parallel shift register, $W_n \times Q_{In}$ units of data are input into said second parallel shift register via said switch matrix, following which Q_{On} data sequences are output from said second

parallel shift register.

8. A printer comprising a data sequence conversion circuit as claimed in claim 1, said data sequence circuit being located between a jaggy correction circuit and a line-like printhead.

5

00000000.00000000